High Impact Factor : 4.396 icon | Submit Manuscript Online icon |

Low Power and Area Efficient Carry Select Adder

Author(s):

Rishabh Rai , AJAY KUMAR GARG ENGINEERING COLLEGE, GHAZIABAD, UP, INDIA; Rajni Parashar, AJAY KUMAR GARG ENGINEERING COLLEGE, GHAZIABAD, UP, INDIA

Keywords:

CSLA, RCA, BEC

Abstract

In the field of electronics, adder is a digital circuit that performs addition of numbers. To perform quick arithmetic operations and functions, carry select adder (CSLA) is one of the quickest adder used in many data processing processors. The structure of CSLA is such that there is further scope of reducing the area, delay and power consumption. Simple and efficient gate – level modification is used in order to reduce the area, delay and power of CSLA. Based on the modifications, 8-bit, 16-bit, 32-bit and 64-bit architectures of CSLA are designed and compared. In this paper, conventional CSLA is compared with Modified Carry select adder (MCSLA), Regular Square Root CSLA (SQRT CSLA), Modified SQRT CSLA and Proposed SQRT CSLA in terms of area, delay and power consumption. The result analysis shows that the proposed structure is better than the conventional CSLA. Carry select adder (CSLA) is one of the fastest adder in comparison to all other adders. This review undergoes very simple and efficient gate-level modification to reduce the area and delay of the CSLA. Based on this modification, 8-bit, 16-bit, 32-bit and 64-bit Square-Root CSLA (SQRT CSLA) architecture have been developed having comparison with the regular SQRT CSLA architecture. The proposed circuit design has reduced area and delay as compared with the regular SQRT CSLA.

Other Details

Paper ID: IJSRDV3I40682
Published in: Volume : 3, Issue : 4
Publication Date: 01/07/2015
Page(s): 1169-1173

Article Preview

Download Article