High Impact Factor : 4.396 icon | Submit Manuscript Online icon |

FPGA Based Single Phase Switched Capacitor Boost Multilevel Inverter

Author(s):

Amrita Mariam Varghese , MAR ATHANASIUS COLLEGE OF ENGINEERING; Beena M Varghese, MAR ATHANASIUS COLLEGE OF ENGINEERING; Elizabeth Sebastian, MAR ATHANASIUS COLLEGE OF ENGINEERING

Keywords:

FPGA – Field Programmable Gate Array, MLI- Multi Level Inverter, PWM –Pulse Width Modulation, SC- Switched Capacitor

Abstract

Using parallel-series converter in as DC Power supply appliance gives a good opportunity to maintain stable supply while the load is changing. In this report, a new boost switched capacitor multilevel inverter is proposed. It consists of two structures such as a switched capacitor circuit and a two level (full bridge) inverter which are connected in cascade. Here small input voltage can be used to produce a boosted output voltage. Number of switching devices used in the circuit is reduced as compared to the conventional cascaded multilevel inverter of same configuration. The multilevel dc output voltage of the switched capacitor circuit becomes the input voltage of the classical full bridge inverter, resulting in a staircase output voltage waveform. Such a multilevel waveform is close to a sinusoidal, its harmonic content can be reduced when compared to the conventional multilevel inverter by using the PWM control strategy. The control strategy is the key part for the proper working of this circuit and can be implemented by using field programmable gate arrays (FPGA) and by VHDL programming in Xilinix. This inverter outputs larger voltage than the input voltage by switching the capacitors in series and in parallel. The maximum output voltage is determined by the number of the capacitors. Unlike traditional multilevel inverters, this topology does not require an external voltage balancing circuit, a complicated control scheme or isolated dc sources to maintain its voltage levels while delivering sustained real power. In this report, the circuit configuration the theoretical operation, the simulation results with MATLAB/SIMULINK Ra2010a and experimental setup with Spartan 3 along with the results are shown.

Other Details

Paper ID: IJSRDV3I70163
Published in: Volume : 3, Issue : 7
Publication Date: 01/10/2015
Page(s): 498-502

Article Preview

Download Article