High Impact Factor : 4.396 icon | Submit Manuscript Online icon |

Designing and Implementation of 9 Level Multi Level Inverter with IPD Topology

Author(s):

Shantanu Khatri , NA

Keywords:

MLI, EMC, PWM, IPD, APOD

Abstract

The multi-level inverter system is very promising in ac drives, when both reduced harmonic contents and high power are required. A multilevel inverter is a power electronic system that synthesizes a desired output voltage from several levels of dc voltages as inputs. Recently, multilevel power conversion technology has been developing the area of power electronics very quickly with good potential for further developments. As a result, the mainly attractive applications of this technology are in the medium to high voltage ranges. Multi-Level Inverters (MLI) are today used in medium and great power applications. There are three major topologies of multi level inverters; they are capacitor clamped, diode camped and cascaded. Throughout this research work implement the nine-level asymmetric cascaded multi level inverter with IM for various kinds of level-shifted PWM techniques in Matlab Simulink. As the number of levels will augment, the synthesized output waveform has more steps that produce a staircase wave that approaches the required waveform. Also, as more steps are added to the waveform, the harmonic distortion of the output wave decreases, similar to zero as the number of levels will increase. As the number of levels will increase, the voltage that can be spanned near between devices serial also increases.

Other Details

Paper ID: IJSRDV6I40791
Published in: Volume : 6, Issue : 4
Publication Date: 01/07/2018
Page(s): 1032-1035

Article Preview

Download Article