High Impact Factor : 4.396 icon | Submit Manuscript Online icon |

Comparative Analysis of Demultiplexer using Different Logic Styles

Author(s):

Abdhesh Kumar Jha , SRCEM BANMORE GWALIOR; Anshul Jain, SRCEM BANMORE GWALIOR

Keywords:

De-multiplexer, CMOS, Transmission gate, pseudo nmos gate, Power dissipation, delay

Abstract

Low power and high speed digital circuits are basic needs for any of digital circuit; De-multiplexer is a basic circuit for any digital circuit. In this paper de-multiplexer has been designed using CMOS, transmission gate pseudo nmos logic. The performance of designs has been compared in terms of power consumption, delay and transistor counts. The proposed design demonstrates the superiority in terms of power dissipation, delay and transistor counts, compared with existing 1:4 de-multiplexer and comparative analysis on 90nm and 45nm technology. The schematic of developed de-multiplexer has been designed and simulated using Tanner EDA tool.

Other Details

Paper ID: IJSRDV2I12291
Published in: Volume : 2, Issue : 12
Publication Date: 01/03/2015
Page(s): 518-521

Article Preview

Download Article