High Impact Factor : 4.396 icon | Submit Manuscript Online icon |

Area-Efficient VLSI Implementation for Parallel Linear-Phase FIR Digital Filters


SHANTHA M , ACE, BANGALORE; Ramachandra AC, Dept. of ECE, ACE, Bangalore


Heterogeneous Adders, Parallel FIR, Symmetric Convolution, Digital Signal Processing(Dsp).


To design an efficient integrated circuit in terms of Area, Power and speed is one of the challenging task in modern VLSI design field. In the past decade numbers of research have been carried out to optimize design based on area, speed and power utilization. In this paper performance analysis of different available adder architectures has been carried out and then we proposed a Heterogeneous architecture, which composed of four different sub adders to design an adder unit in order to demonstrate trade-offs between performance parameters i.e. Area, Power and speed. In proposed approach the symmetric coefficients of FIR filter area taken into consideration to implement parallel (L=3) FIR filter.

Other Details

Paper ID: IJSRDV2I5011
Published in: Volume : 2, Issue : 5
Publication Date: 01/08/2014
Page(s): 11-14

Article Preview

Download Article