A Novel VLSI Architecture for Fast Carry Select Adder |
Author(s): |
| Raksha Chouksey , Trinity Institute of Technology & Research, Bhopal[INDIA]; Neha Verma, Trinity Institute of Technology & Research, Bhopal[INDIA] |
Keywords: |
| Carry Select Adder (CSA), binary to excess -1 converter (BEC), Ripple carry Select Adder (RCA) |
Abstract |
|
due to advancement of new technology in the field of VLSI and embedded system, There is an increasing demand of high speed and low power consumption processor. Speed of processor greatly depends on its multiplier as well as adder performance. Due to which high speed adder architecture designs have been developed to increase the efficiency of the adder. in this paper, we introduce an architecture that performs high speed addition. We designed modified binary to excess-1 converter (BEC) to reduce the delay of carry select adder. Here we have designed and compared all the three carry select adder using Xilinx 6.2i spartan 3A device family. |
Other Details |
|
Paper ID: IJSRDV3I21248 Published in: Volume : 3, Issue : 2 Publication Date: 01/05/2015 Page(s): 2183-2186 |
Article Preview |
|
|
|
|
