Design and FPGA Implementation of LFSR in Cryptography |
Author(s): |
| N. Nagaraju , ADHIYAMAAN COLLEGE OF ENGINEERING; Uma Maheswari. S, ADHIYAMAAN COLLEGE OF ENGINEERING; Sruthi. S, ADHIYAMAAN COLLEGE OF ENGINEERING; Surya. V, ADHIYAMAAN COLLEGE OF ENGINEERING; Umasree. N, ADHIYAMAAN COLLEGE OF ENGINEERING |
Keywords: |
| LFSR, pseudo random sequence, VHDL |
Abstract |
|
Cryptography plays a predominant role in network security. LFSR (Linear Feedback Carry Shift Register) are widely used in order to generate pseudo random sequence, the linear function of its previous state is given as input bit. The total number of random states produced by LFSR depends on feedback polynomial. The output taken from few shift register with Boolean function, form the feedback path which could generate (2^n) - 1 random sequence. In this paper we have designed Galois LFSR and Fibonacci LFSR for generating pseudo random sequence using VHDL to analyze its performance and behavior of its randomness. |
Other Details |
|
Paper ID: IJSRDV4I90383 Published in: Volume : 4, Issue : 9 Publication Date: 01/12/2016 Page(s): 566-569 |
Article Preview |
|
|
|
|
