Development of JTAG Verification IP in UVM Methodology |
Author(s): |
| Deepa N. R. , FISAT; Milna M. J., FISAT |
Keywords: |
| VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA. |
Abstract |
|
IEEE 1149.1/1149.6 (JTAG) Verification IP provides a smart way to verify the IEEE 1149.1/1149.6 (JTAG) component of a SOC or an ASIC. The SmartDV's JTAG Verification IP works in a highly randomized manner to generate wide range of scenarios for effective verification of DUT(device under test).JTAG VIP includes an extensive test suite covering most of the possible scenarios and detection of protocol violation using an effective protocol-checker. IEEE 1149.1/1149.6 (JTAG) VIP is supported natively in System Verilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification environment. |
Other Details |
|
Paper ID: IJSRDV1I8031 Published in: Volume : 1, Issue : 8 Publication Date: 01/11/2013 Page(s): 1654-1656 |
Article Preview |
|
|
|
|
