A Design of High Performance Asynchronous Delta Sigma Modulator with High Applicability |
Author(s): |
| Pavan Bhagat , G.H.Raisoni college of engineering, nagpur; Swapnili Karmore, G.H.Raisoni college of engineering, nagpur |
Keywords: |
| ADSM, Bandwidth, Hysteresis Comparator, High Performance, OTA |
Abstract |
|
Asynchronous Delta Sigma Modulator (ADSM) is playing a very crucial role in most of communicating devices and data convertor and thus requires the special attention in designing. The performance of most of the device having DSM as a primary component is characterized by the performance of the DSM circuitry. This paper presents the architecture ADSM that consumes very low power of 12.5 nW with the unity gain frequency of 48 MHz. Bandwidth of this circuit is found to be 4 MHz. A true high performance design is presented in this paper that met high performance criteria. |
Other Details |
|
Paper ID: IJSRDV3I2862 Published in: Volume : 3, Issue : 2 Publication Date: 01/05/2015 Page(s): 1356-1360 |
Article Preview |
|
|
|
|
