High Impact Factor : 4.396 icon | Submit Manuscript Online icon |

Design of Lower Power and High Speed Carry Select Adder

Author(s):

Ravi Khunt , R.K.University

Keywords:

Carry Select Adder (CSLA), Ripple Carry Adder (RCA), Full-adder (FA), Binary to Excess-1 (BEC) and D-Latch

Abstract

High Speed and lower power dissipation are trend in Digital Integrated circuit leads researcher to focus on modification in architecture level, topology level, system level, circuit level, and physical level design. Adder is a critical block for high speed and low power design of microprocessor, digital signal processor etc. Various architecture of adder has been proposed. Carry select adder (CSLA) is one of the high speed adder used in many data processing architectures. This paper pivots on diverse architecture of CSLA. Even grouping conventional CSLA and Binary-to-Excess-1 converter (BEC) CSLA have been implemented and compared with D-Latch CSLA.

Other Details

Paper ID: IJSRDV3I41057
Published in: Volume : 3, Issue : 4
Publication Date: 01/07/2015
Page(s): 1785-1787

Article Preview

Download Article