High Impact Factor : 4.396 icon | Submit Manuscript Online icon |

Analysis of Picojava Microprocessor

Author(s):

D. Niharika , SAVEETHA SCHOOL OF ENGINEERING; S. Purna Syam Chand, SAVEETHA SCHOOL OF ENGINEERING; P. Vijaya Durga Reddy, SAVEETHA SCHOOL OF ENGINEERING; B. Jhansi, SAVEETHA SCHOOL OF ENGINEERING; Mr. A. Raja, SAVEETHA SCHOOL OF ENGINEERING

Keywords:

Picojava Microprocessor, Java Processors

Abstract

PicoJava is a Java chip created by Sun miniaturized scale frameworks to accelerate execution of Java in implanted frameworks and a regularly referred to reference plan for other Java processors. Data about usage of picoJava is uncommon be that as it may. As opposed to a number on new Java processors which are focused at FPGAs, picoJava was intended for ASICs, and no usage in a FPGA is known forward-thinking. In this paper we show the execution and assessment of Sun's picoJava-II microchip in a FPGA.Java is broadly applied in current implanted frameworks because of its article arranged highlights and points of interest, for example, security, strength, and stage autonomy. A Java virtual machine is expected to execute Java programs. Nonetheless, in the greater part of the current answers for Java virtual machines, the overhead of executing object-arranged related directions is critical and turns into the bottleneck of framework execution. To take care of this issue, a novel Java processor called jHISC is proposed, which for the most part targets J2ME and installed applications. In jHISC, the item situated related guidelines are actualized by equipment legitimately, as an equipment decipherable information structure is utilized to speak to the article. The total framework with 4 KB guidance reserve and 8 kB information store is depicted by VHDL and executed in a Xilinx Virtex FPGA. It involves 601 859 identical entryways and the greatest clock recurrence of the framework is around 30 MHz. Contrasted and PicoJava II, the general execution is accelerate 1 to 7.4 occasions and the execution proficiency of article situated related byte codes is improved by 0.91 to 13.2 occasions for a similar clock recurrence.

Other Details

Paper ID: IJSRDV7I90391
Published in: Volume : 7, Issue : 9
Publication Date: 01/12/2019
Page(s): 447-453

Article Preview

Download Article